summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorSylvestre Ledru <sylvestre.ledru@scilab.org>2011-04-19 13:40:08 +0200
committerClément DAVID <clement.david@scilab.org>2011-04-20 16:55:06 +0200
commit9ffc58d5f9f12242ff610a77ebc7d78584ef2031 (patch)
tree9d6816c35ca3c38c69ad5be594d53bf2cb3be0ea
parentcb5314cb8128bc14afb4aa905d1961fdbaddef0a (diff)
downloadscilab-9ffc58d5f9f12242ff610a77ebc7d78584ef2031.zip
scilab-9ffc58d5f9f12242ff610a77ebc7d78584ef2031.tar.gz
Duplicated or deprecated tests. See modules/xcos/tests/unit_tests/ for the right one
Change-Id: I7f1602450d914b5fc29555cb311362a407f753d4
-rw-r--r--scilab/CHANGES_5.3.X2
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/bug_3484.tst19
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/bug_4156.dia.ref30
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/bug_4156.tst32
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/bug_4715.cosbin71460 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/bug_4715.dia.ref22
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/bug_4715.tst23
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/bug_6903.tst22
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/bug_7212.tst23
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/constant.cosbin25136 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/constant.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/constant.unix.log.ref6053
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/constant.unix.out.ref20000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/constant.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/constant.win.log.ref6049
-rwxr-xr-xscilab/modules/scicos/tests/nonreg_tests/constant.win.out.ref20000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/delay_anal.cosbin89620 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/delay_anal.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/delay_anal.unix.log.ref24625
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/delay_anal.unix.out.ref1000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/delay_anal.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/delay_anal.win.log.ref24621
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/delay_anal.win.out.ref1000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/disease.cosbin78840 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/disease.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/disease.unix.log.ref19151
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/disease.unix.out.ref6000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/disease.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/disease.win.log.ref19147
-rwxr-xr-xscilab/modules/scicos/tests/nonreg_tests/disease.win.out.ref6000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gain.cosbin24276 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gain.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gain.unix.log.ref6819
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gain.unix.out.ref2000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gain.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gain.win.log.ref6815
-rwxr-xr-xscilab/modules/scicos/tests/nonreg_tests/gain.win.out.ref2000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gensin.cosbin63632 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gensin.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gensin.unix.log.ref15504
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gensin.unix.out.ref12000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gensin.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gensin.win.log.ref15500
-rwxr-xr-xscilab/modules/scicos/tests/nonreg_tests/gensin.win.out.ref12000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gensin_2.cosbin63384 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gensin_2.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gensin_2.unix.log.ref17082
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gensin_2.unix.out.ref16000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gensin_2.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gensin_2.win.log.ref17078
-rwxr-xr-xscilab/modules/scicos/tests/nonreg_tests/gensin_2.win.out.ref16000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gensin_3.cosbin55512 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gensin_3.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gensin_3.unix.log.ref13156
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gensin_3.unix.out.ref12000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gensin_3.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gensin_3.win.log.ref13152
-rwxr-xr-xscilab/modules/scicos/tests/nonreg_tests/gensin_3.win.out.ref12000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gensin_4.cosbin87600 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gensin_4.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gensin_4.unix.log.ref21243
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gensin_4.unix.out.ref12000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gensin_4.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/gensin_4.win.log.ref21239
-rwxr-xr-xscilab/modules/scicos/tests/nonreg_tests/gensin_4.win.out.ref12000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/inputfile.cosbin60384 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/inputfile.in600
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/inputfile.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/inputfile.unix.log.ref19102
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/inputfile.unix.out.ref600
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/inputfile.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/inputfile.win.log.ref19097
-rwxr-xr-xscilab/modules/scicos/tests/nonreg_tests/inputfile.win.out.ref600
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral.cosbin44200 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral.unix.log.ref10575
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral.unix.out.ref16000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral.win.log.ref10571
-rwxr-xr-xscilab/modules/scicos/tests/nonreg_tests/integral.win.out.ref16000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_2.cosbin28536 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_2.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_2.unix.log.ref8230
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_2.unix.out.ref100
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_2.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_2.win.log.ref8226
-rwxr-xr-xscilab/modules/scicos/tests/nonreg_tests/integral_2.win.out.ref100
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_multi.cosbin76464 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_multi.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_multi.unix.log.ref18467
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_multi.unix.out.ref16000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_multi.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_multi.win.log.ref18463
-rwxr-xr-xscilab/modules/scicos/tests/nonreg_tests/integral_multi.win.out.ref16000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_multi_2.cosbin77044 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_multi_2.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_multi_2.unix.log.ref18576
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_multi_2.unix.out.ref16000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_multi_2.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_multi_2.win.log.ref18572
-rwxr-xr-xscilab/modules/scicos/tests/nonreg_tests/integral_multi_2.win.out.ref16000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_multi_3.cosbin77592 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_multi_3.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_multi_3.unix.log.ref18675
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_multi_3.unix.out.ref16000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_multi_3.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_multi_3.win.log.ref18671
-rwxr-xr-xscilab/modules/scicos/tests/nonreg_tests/integral_multi_3.win.out.ref16000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_sawtooth.cosbin65272 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_sawtooth.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_sawtooth.unix.log.ref15304
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_sawtooth.unix.out.ref12000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_sawtooth.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_sawtooth.win.log.ref15300
-rwxr-xr-xscilab/modules/scicos/tests/nonreg_tests/integral_sawtooth.win.out.ref12000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_sawtooth_sin.cosbin61212 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_sawtooth_sin.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_sawtooth_sin.unix.log.ref14543
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_sawtooth_sin.unix.out.ref16000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_sawtooth_sin.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/integral_sawtooth_sin.win.log.ref14539
-rwxr-xr-xscilab/modules/scicos/tests/nonreg_tests/integral_sawtooth_sin.win.out.ref16000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/intro_qq.cosbin72660 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/intro_qq.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/intro_qq.unix.log.ref18490
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/intro_qq.unix.out.ref15001
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/intro_qq.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/intro_qq.win.log.ref18486
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/intro_qq.win.out.ref15001
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/lut.cosbin137800 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/lut.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/lut.unix.log.ref34514
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/lut.unix.out.ref801
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/lut.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/lut.win.log.ref34510
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/lut.win.out.ref801
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/modelica_RLC.cosbin91336 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/modelica_RLC.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/modelica_RLC.unix.log.ref21950
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/modelica_RLC.unix.out.ref200
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/modelica_RLC.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/modelica_RLC.win.log.ref21946
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/modelica_RLC.win.out.ref200
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/nonlinear.cosbin80096 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/nonlinear.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/nonlinear.unix.log.ref20161
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/nonlinear.unix.out.ref6000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/nonlinear.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/nonlinear.win.log.ref20157
-rwxr-xr-xscilab/modules/scicos/tests/nonreg_tests/nonlinear.win.out.ref6000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/outputfile.cosbin47428 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/outputfile.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/outputfile.unix.log.ref11409
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/outputfile.unix.out.ref20000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/outputfile.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/outputfile.win.log.ref11405
-rwxr-xr-xscilab/modules/scicos/tests/nonreg_tests/outputfile.win.out.ref20000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/predator.cosbin184656 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/predator.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/predator.unix.log.ref46585
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/predator.unix.out.ref10000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/predator.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/predator.win.log.ref46581
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/predator.win.out.ref10000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/ramp_sawtooth.cosbin70580 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/ramp_sawtooth.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/ramp_sawtooth.unix.log.ref16692
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/ramp_sawtooth.unix.out.ref16000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/ramp_sawtooth.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/ramp_sawtooth.win.log.ref16688
-rwxr-xr-xscilab/modules/scicos/tests/nonreg_tests/ramp_sawtooth.win.out.ref16000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/rossler.cosbin85208 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/rossler.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/rossler.unix.log.ref20161
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/rossler.unix.out.ref30000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/rossler.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/rossler.win.log.ref20157
-rwxr-xr-xscilab/modules/scicos/tests/nonreg_tests/rossler.win.out.ref30000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/sardines.cosbin84700 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/sardines.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/sardines.unix.log.ref21334
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/sardines.unix.out.ref1000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/sardines.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/sardines.win.log.ref21330
-rwxr-xr-xscilab/modules/scicos/tests/nonreg_tests/sardines.win.out.ref1000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/scicos_nonreg.sci441
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/sigbuild.cosbin22548 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/sigbuild.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/sigbuild.unix.log.ref6139
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/sigbuild.unix.out.ref400
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/sigbuild.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/sigbuild.win.log.ref6135
-rwxr-xr-xscilab/modules/scicos/tests/nonreg_tests/sigbuild.win.out.ref400
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/state.cosbin65240 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/state.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/state.unix.log.ref16451
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/state.unix.out.ref6000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/state.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/state.win.log.ref16447
-rwxr-xr-xscilab/modules/scicos/tests/nonreg_tests/state.win.out.ref6000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/threshold.cosbin68424 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/threshold.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/threshold.unix.log.ref17134
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/threshold.unix.out.ref6000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/threshold.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/threshold.win.log.ref17130
-rwxr-xr-xscilab/modules/scicos/tests/nonreg_tests/threshold.win.out.ref6000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/transferfcn.cosbin36412 -> 0 bytes
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/transferfcn.unix.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/transferfcn.unix.log.ref8717
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/transferfcn.unix.out.ref1000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/transferfcn.win.err.ref0
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/transferfcn.win.log.ref8713
-rwxr-xr-xscilab/modules/scicos/tests/nonreg_tests/transferfcn.win.out.ref1000
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/utils/assert.sci31
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/utils/findIOblocks.sci79
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/utils/getW2Fformat.sci60
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/utils/getW2Foutput.sci58
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/utils/getcontext.sci95
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/utils/renameIO.sci80
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/utils/setW2Fformat.sci76
-rw-r--r--scilab/modules/scicos/tests/nonreg_tests/utils/showinfo.sci78
222 files changed, 2 insertions, 1587540 deletions
diff --git a/scilab/CHANGES_5.3.X b/scilab/CHANGES_5.3.X
index ca56189..9c10061 100644
--- a/scilab/CHANGES_5.3.X
+++ b/scilab/CHANGES_5.3.X
@@ -54,6 +54,8 @@ Xcos:
54* A skeleton of an Xcos module has been introduced and should help the user 54* A skeleton of an Xcos module has been introduced and should help the user
55 to design its own palette. 55 to design its own palette.
56 56
57* Duplicate tests have been removed.
58
57* Update the documentation with examples of the blocks and their translations to 59* Update the documentation with examples of the blocks and their translations to
58 French: 60 French:
59 - OUT_f - Regular Output Port 61 - OUT_f - Regular Output Port
diff --git a/scilab/modules/scicos/tests/nonreg_tests/bug_3484.tst b/scilab/modules/scicos/tests/nonreg_tests/bug_3484.tst
deleted file mode 100644
index 3a6c993..0000000
--- a/scilab/modules/scicos/tests/nonreg_tests/bug_3484.tst
+++ /dev/null
@@ -1,19 +0,0 @@
1// =============================================================================
2// Scilab ( http://www.scilab.org/ ) - This file is part of Scilab
3// Copyright (C) 2008-2008 - DIGITEO - Jean-Baptiste Silvy
4//
5// This file is distributed under the same license as the Scilab package.
6// =============================================================================
7
8// <-- INTERACTIVE TEST -->
9
10// <-- Non-regression test for bug 3484 -->
11//
12// <-- Bugzilla URL -->
13// http://bugzilla.scilab.org/show_bug.cgi?id=3484
14//
15// <-- Short Description -->
16// Scilab crashes on Scicos startup.
17//
18
19scicos();
diff --git a/scilab/modules/scicos/tests/nonreg_tests/bug_4156.dia.ref b/scilab/modules/scicos/tests/nonreg_tests/bug_4156.dia.ref
deleted file mode 100644
index b3ccf06..0000000
--- a/scilab/modules/scicos/tests/nonreg_tests/bug_4156.dia.ref
+++ /dev/null
@@ -1,30 +0,0 @@
1// =============================================================================
2// Scilab ( http://www.scilab.org/ ) - This file is part of Scilab
3// Copyright (C) 2009 - DIGITEO - Allan CORNET
4//
5// This file is distributed under the same license as the Scilab package.
6// =============================================================================
7//
8// <-- Non-regression test for bug 4156 -->
9//
10// <-- Bugzilla URL -->
11// http://bugzilla.scilab.org/show_bug.cgi?id=4156
12//
13// <-- Short Description -->
14//
15//scicos_pal , %scicos_menu , %scicos_short ,
16//%scicos_help, %scicos_display_mode, scicos_pal_libs ,
17//%scicos_lhb_list, %CmenuTypeOneVector , %scicos_gif
18//%scicos_contrib variables should not be defined at scilab startup but only when you launch scicos
19if isdef("scicos_pal") then bugmes();quit;end
20if isdef("%scicos_menu") then bugmes();quit;end
21if isdef("%scicos_short") then bugmes();quit;end
22if isdef("%scicos_help") then bugmes();quit;end
23if isdef("%scicos_display_mode") then bugmes();quit;end
24if isdef("modelica_libs") then bugmes();quit;end
25if isdef("scicos_pal_libs") then bugmes();quit;end
26if isdef("%scicos_lhb_list") then bugmes();quit;end
27if isdef("%CmenuTypeOneVector") then bugmes();quit;end
28if isdef("%scicos_gif") then bugmes();quit;end
29if isdef("%scicos_contrib") then bugmes();quit;end
30if isdef("%scicos_libs") then bugmes();quit;end
diff --git a/scilab/modules/scicos/tests/nonreg_tests/bug_4156.tst b/scilab/modules/scicos/tests/nonreg_tests/bug_4156.tst
deleted file mode 100644
index b7944c7..0000000
--- a/scilab/modules/scicos/tests/nonreg_tests/bug_4156.tst
+++ /dev/null
@@ -1,32 +0,0 @@
1// =============================================================================
2// Scilab ( http://www.scilab.org/ ) - This file is part of Scilab
3// Copyright (C) 2009 - DIGITEO - Allan CORNET
4//
5// This file is distributed under the same license as the Scilab package.
6// =============================================================================
7
8//
9// <-- Non-regression test for bug 4156 -->
10//
11// <-- Bugzilla URL -->
12// http://bugzilla.scilab.org/show_bug.cgi?id=4156
13//
14// <-- Short Description -->
15//
16//scicos_pal , %scicos_menu , %scicos_short ,
17//%scicos_help, %scicos_display_mode, scicos_pal_libs ,
18//%scicos_lhb_list, %CmenuTypeOneVector , %scicos_gif
19//%scicos_contrib variables should not be defined at scilab startup but only when you launch scicos
20
21if isdef("scicos_pal") then pause,end
22if isdef("%scicos_menu") then pause,end
23if isdef("%scicos_short") then pause,end
24if isdef("%scicos_help") then pause,end
25if isdef("%scicos_display_mode") then pause,end
26if isdef("modelica_libs") then pause,end
27if isdef("scicos_pal_libs") then pause,end
28if isdef("%scicos_lhb_list") then pause,end
29if isdef("%CmenuTypeOneVector") then pause,end
30if isdef("%scicos_gif") then pause,end
31if isdef("%scicos_contrib") then pause,end
32if isdef("%scicos_libs") then pause,end
diff --git a/scilab/modules/scicos/tests/nonreg_tests/bug_4715.cos b/scilab/modules/scicos/tests/nonreg_tests/bug_4715.cos
deleted file mode 100644
index aaf291b..0000000
--- a/scilab/modules/scicos/tests/nonreg_tests/bug_4715.cos
+++ /dev/null
Binary files differ
diff --git a/scilab/modules/scicos/tests/nonreg_tests/bug_4715.dia.ref b/scilab/modules/scicos/tests/nonreg_tests/bug_4715.dia.ref
deleted file mode 100644
index d4c1319..0000000
--- a/scilab/modules/scicos/tests/nonreg_tests/bug_4715.dia.ref
+++ /dev/null
@@ -1,22 +0,0 @@
1// =============================================================================
2// Scilab ( http://www.scilab.org/ ) - This file is part of Scilab
3// Copyright (C) 2009 INRIA Serge.Steer@inria.fr
4//
5// This file is distributed under the same license as the Scilab package.
6// =============================================================================
7// <-- Non-regression test for bug 4715 -->
8//
9// <-- Bugzilla URL -->
10// http://bugzilla.scilab.org/show_bug.cgi?id=4715
11//
12// <-- Short Description -->
13//
14//
15load(SCI+'/modules/scicos/tests/nonreg_tests/bug_4715.cos');
16%scicos_context.a = 0.1;
17%scicos_context.b = 0.1;
18global AA
19Info = scicos_simulate(scs_m,list(),%scicos_context,'nw');
20res = AA;
21clearglobal AA;
22if abs(res-1.56012845688924151)>1d-3 then bugmes();quit;end
diff --git a/scilab/modules/scicos/tests/nonreg_tests/bug_4715.tst b/scilab/modules/scicos/tests/nonreg_tests/bug_4715.tst
deleted file mode 100644
index 951ca95..0000000
--- a/scilab/modules/scicos/tests/nonreg_tests/bug_4715.tst
+++ /dev/null
@@ -1,23 +0,0 @@
1// =============================================================================
2// Scilab ( http://www.scilab.org/ ) - This file is part of Scilab
3// Copyright (C) 2009 INRIA Serge.Steer@inria.fr
4//
5// This file is distributed under the same license as the Scilab package.
6// =============================================================================
7
8// <-- Non-regression test for bug 4715 -->
9//
10// <-- Bugzilla URL -->
11// http://bugzilla.scilab.org/show_bug.cgi?id=4715
12//
13// <-- Short Description -->
14//
15//
16load(SCI+'/modules/scicos/tests/nonreg_tests/bug_4715.cos');
17%scicos_context.a = 0.1;
18%scicos_context.b = 0.1;
19global AA
20Info = scicos_simulate(scs_m,list(),%scicos_context,'nw');
21res = AA;
22clearglobal AA;
23if abs(res-1.56012845688924151)>1d-3 then pause,end
diff --git a/scilab/modules/scicos/tests/nonreg_tests/bug_6903.tst b/scilab/modules/scicos/tests/nonreg_tests/bug_6903.tst
deleted file mode 100644
index 1b05cc5..0000000
--- a/scilab/modules/scicos/tests/nonreg_tests/bug_6903.tst
+++ /dev/null
@@ -1,22 +0,0 @@
1// =============================================================================
2// Scilab ( http://www.scilab.org/ ) - This file is part of Scilab
3// Copyright (C) 2010 - DIGITEO - Allan CORNET
4//
5// This file is distributed under the same license as the Scilab package.
6// =============================================================================
7
8// <-- Non-regression test for bug 6903 -->
9//
10// <-- INTERACTIVE TEST -->
11//
12// <-- Bugzilla URL -->
13// http://bugzilla.scilab.org/show_bug.cgi?id=6903
14//
15// <-- Short Description -->
16// modelica translator calls ocaml compiler
17// Cannot exec ocamlrun
18
19// !!! check that ocaml is not installed on your pc !!!
20
21// start demos --> Xcos --> Modelica demos --> RLC circuit
22// it must works
diff --git a/scilab/modules/scicos/tests/nonreg_tests/bug_7212.tst b/scilab/modules/scicos/tests/nonreg_tests/bug_7212.tst
deleted file mode 100644
index ed5668d..0000000
--- a/scilab/modules/scicos/tests/nonreg_tests/bug_7212.tst
+++ /dev/null
@@ -1,23 +0,0 @@
1// =============================================================================
2// Scilab ( http://www.scilab.org/ ) - This file is part of Scilab
3// Copyright (C) 2010 - DIGITEO - Allan CORNET
4//
5// This file is distributed under the same license as the Scilab package.
6// =============================================================================
7
8// <-- Non-regression test for bug 7212 -->
9//
10// <-- INTERACTIVE TEST -->
11//
12// <-- Bugzilla URL -->
13// http://bugzilla.scilab.org/show_bug.cgi?id=7212
14//
15// <-- Short Description -->
16//
17// Start Demos. --> Xcos --> Modelica demos --> RLC circuit
18// launch demo
19// edit Makefile generated in TMPDIR and check that cflags as includes path
20// are good.
21
22// Previously on Windows,
23// include paths were false and long pathname not managed
diff --git a/scilab/modules/scicos/tests/nonreg_tests/constant.cos b/scilab/modules/scicos/tests/nonreg_tests/constant.cos
deleted file mode 100644
index 93293cc..0000000
--- a/scilab/modules/scicos/tests/nonreg_tests/constant.cos
+++ /dev/null
Binary files differ
diff --git a/scilab/modules/scicos/tests/nonreg_tests/constant.unix.err.ref b/scilab/modules/scicos/tests/nonreg_tests/constant.unix.err.ref
deleted file mode 100644
index e69de29..0000000
--- a/scilab/modules/scicos/tests/nonreg_tests/constant.unix.err.ref
+++ /dev/null
diff --git a/scilab/modules/scicos/tests/nonreg_tests/constant.unix.log.ref b/scilab/modules/scicos/tests/nonreg_tests/constant.unix.log.ref
deleted file mode 100644
index 8c6a2861..0000000
--- a/scilab/modules/scicos/tests/nonreg_tests/constant.unix.log.ref
+++ /dev/null
@@ -1,6053 +0,0 @@
1
2-->clear
3
4-->lines(28,72)
5
6-->lines(0)
7
8
9-->// Go to folder containing the diagram to test
10
11-->cd('/home/vaylet/dev/scilab-5.0/modules/scicos/tests/nonreg_tests')
12 ans =
13
14 /home/vaylet/dev/scilab-5.0/modules/scicos/tests/nonreg_tests
15
16
17-->// Load some helper functions (findIOblocks, renameIO, setW2Fformat, ...)
18
19-->getd('./utils')
20
21
22-->// Load and launch simulation, displaying some debug data in the mean time
23
24-->load('/home/vaylet/dev/scilab-5.0/modules/scicos/tests/nonreg_tests/constant.cos')
25
26
27-->// Rename output file to match variant name
28
29-->// Override any existing format with predefined one ('(7(e22.15,1x))')
30
31-->// This modification is not saved, it only exists during simulation
32
33-->[idxWrite, idxRead] = findIOblocks(scs_m)
34 idxRead =
35
36 []
37 idxWrite =
38
39 2.
40
41-->if ~isempty(idxWrite) & size(idxWrite,'*') == 1
42--> scs_m = renameIO(scs_m, idxWrite, 'constant.unix.out.ref')
43 scs_m =
44
45
46 scs_m(1)
47
48!diagram props objs version !
49
50 scs_m(2)
51
52
53 scs_m(2)(1)
54
55
56 column 1 to 10
57
58!params wpar title tol tf context void1 options void2 void3 !
59
60 column 11
61
62!doc !
63
64 scs_m(2)(2)
65
66
67 column 1 to 7
68
69 - 159.096 811.104 - 121.216 617.984 1323. 1008. 310.
70
71 column 8 to 13
72
73 228. 630. 480. 811. 451. 1.4
74
75 scs_m(2)(3)
76
77
78 column 1
79
80!constant !
81
82 column 2
83
84!/home/vaylet/dev/scilab-5.0/modules/scicos/tests/nonreg_tests/ !
85
86 scs_m(2)(4)
87
88 0.0001
89 0.000001
90 1.000E-10
91 100001.
92 0.
93 0.
94 0.
95
96 scs_m(2)(5)
97
98 100.
99
100 scs_m(2)(6)
101
102
103
104 scs_m(2)(7)
105
106 []
107
108 scs_m(2)(8)
109
110
111 scs_m(2)(8)(1)
112
113!scsopt 3D Background Link ID Cmap !
114
115 scs_m(2)(8)(2)
116
117
118 scs_m(2)(8)(2)(1)
119
120 T
121
122 scs_m(2)(8)(2)(2)
123
124 33.
125
126 scs_m(2)(8)(3)
127
128 8. 1.
129
130 scs_m(2)(8)(4)
131
132 1. 5.
133
134 scs_m(2)(8)(5)
135
136
137 scs_m(2)(8)(5)(1)
138
139 5. 1.
140
141 scs_m(2)(8)(5)(2)
142
143 4. 1.
144
145 scs_m(2)(8)(6)
146
147 0.8 0.8 0.8
148
149 scs_m(2)(9)
150
151 []
152
153 scs_m(2)(10)
154
155 []
156
157 scs_m(2)(11)
158
159 ()
160
161 scs_m(3)
162
163
164 scs_m(3)(1)
165
166
167 scs_m(3)(1)(1)
168
169!Block graphics model gui doc !
170
171 scs_m(3)(1)(2)
172
173
174 scs_m(3)(1)(2)(1)
175
176
177 column 1 to 11
178
179!graphics orig sz flip theta exprs pin pout pein peout gr_i !
180
181 column 12 to 14
182
183!id in_implicit out_implicit !
184
185 scs_m(3)(1)(2)(2)
186
187 195.83733 235.184
188
189 scs_m(3)(1)(2)(3)
190
191 60.
192 40.
193
194 scs_m(3)(1)(2)(4)
195
196 T
197
198 scs_m(3)(1)(2)(5)
199
200 0.
201
202 scs_m(3)(1)(2)(6)
203
204 1.23456789
205
206 scs_m(3)(1)(2)(7)
207
208 []
209
210 scs_m(3)(1)(2)(8)
211
212 3.
213
214 scs_m(3)(1)(2)(9)
215
216 []
217
218 scs_m(3)(1)(2)(10)
219
220 []
221
222 scs_m(3)(1)(2)(11)
223
224
225 scs_m(3)(1)(2)(11)(1)
226
227!dx=sz(1)/5;dy=sz(2)/10; !
228! !
229!w=sz(1)-2*dx;h=sz(2)-2*dy; !
230! !
231!txt=C; !
232! !
233!xstringb(orig(1)+dx,orig(2)+dy,txt,w,h,'fill'); !
234
235 scs_m(3)(1)(2)(11)(2)
236
237 8.
238
239 scs_m(3)(1)(2)(12)
240
241
242
243 scs_m(3)(1)(2)(13)
244
245 []
246
247 scs_m(3)(1)(2)(14)
248
249 E
250
251 scs_m(3)(1)(3)
252
253
254 scs_m(3)(1)(3)(1)
255
256
257 column 1 to 11
258
259!model sim in in2 intyp out out2 outtyp evtin evtout state !
260
261 column 12 to 20
262
263!dstate odstate rpar ipar opar blocktype firing dep_ut label !
264
265 column 21 to 23
266
267!nzcross nmode equations !
268
269 scs_m(3)(1)(3)(2)
270
271
272 scs_m(3)(1)(3)(2)(1)
273
274 cstblk4_m
275
276 scs_m(3)(1)(3)(2)(2)
277
278 4.
279
280 scs_m(3)(1)(3)(3)
281
282 []
283
284 scs_m(3)(1)(3)(4)
285
286 []
287
288 scs_m(3)(1)(3)(5)
289
290 1.
291
292 scs_m(3)(1)(3)(6)
293
294 1.
295
296 scs_m(3)(1)(3)(7)
297
298 1.
299
300 scs_m(3)(1)(3)(8)
301
302 1.
303
304 scs_m(3)(1)(3)(9)
305
306 []
307
308 scs_m(3)(1)(3)(10)
309
310 []
311
312 scs_m(3)(1)(3)(11)
313
314 []
315
316 scs_m(3)(1)(3)(12)
317
318 []
319
320 scs_m(3)(1)(3)(13)
321
322 ()
323
324 scs_m(3)(1)(3)(14)
325
326 []
327
328 scs_m(3)(1)(3)(15)
329
330 []
331
332 scs_m(3)(1)(3)(16)
333
334
335 scs_m(3)(1)(3)(16)(1)
336
337 1.2345679
338
339 scs_m(3)(1)(3)(17)
340
341 d
342
343 scs_m(3)(1)(3)(18)
344
345 []
346
347 scs_m(3)(1)(3)(19)
348
349 F F
350
351 scs_m(3)(1)(3)(20)
352
353
354
355 scs_m(3)(1)(3)(21)
356
357 0.
358
359 scs_m(3)(1)(3)(22)
360
361 0.
362
363 scs_m(3)(1)(3)(23)
364
365 ()
366
367 scs_m(3)(1)(4)
368
369 CONST_m
370
371 scs_m(3)(1)(5)
372
373 ()
374
375 scs_m(3)(2)
376
377
378 scs_m(3)(2)(1)
379
380!Block graphics model gui doc !
381
382 scs_m(3)(2)(2)
383
384
385 scs_m(3)(2)(2)(1)
386
387
388 column 1 to 11
389
390!graphics orig sz flip theta exprs pin pout pein peout gr_i !
391
392 column 12 to 14
393
394!id in_implicit out_implicit !
395
396 scs_m(3)(2)(2)(2)
397
398 293.37067 235.184
399
400 scs_m(3)(2)(2)(3)
401
402 60. 40.
403
404 scs_m(3)(2)(2)(4)
405
406 T
407
408 scs_m(3)(2)(2)(5)
409
410 0.
411
412 scs_m(3)(2)(2)(6)
413
414!1 !
415! !
416!constant.unix.out.ref !
417! !
418!(7(e15.8,1x)) !
419! !
420!2 !
421
422 scs_m(3)(2)(2)(7)
423
424 3.
425
426 scs_m(3)(2)(2)(8)
427
428 []
429
430 scs_m(3)(2)(2)(9)
431
432 5.
433
434 scs_m(3)(2)(2)(10)
435
436 []
437
438 scs_m(3)(2)(2)(11)
439
440
441 scs_m(3)(2)(2)(11)(1)
442
443!txt=['write to';'output file']; !
444! !
445!xstringb(orig(1),orig(2),txt,sz(1),sz(2),'fill') !
446
447 scs_m(3)(2)(2)(11)(2)
448
449 8.
450
451 scs_m(3)(2)(2)(12)
452
453
454
455 scs_m(3)(2)(2)(13)
456
457 E
458
459 scs_m(3)(2)(2)(14)
460
461 []
462
463 scs_m(3)(2)(3)
464
465
466 scs_m(3)(2)(3)(1)
467
468
469 column 1 to 11
470
471!model sim in in2 intyp out out2 outtyp evtin evtout state !
472
473 column 12 to 20
474
475!dstate odstate rpar ipar opar blocktype firing dep_ut label !
476
477 column 21 to 23
478
479!nzcross nmode equations !
480
481 scs_m(3)(2)(3)(2)
482
483 writef
484
485 scs_m(3)(2)(3)(3)
486
487 1.
488
489 scs_m(3)(2)(3)(4)
490
491 []
492
493 scs_m(3)(2)(3)(5)
494
495 1.
496
497 scs_m(3)(2)(3)(6)
498
499 []
500
501 scs_m(3)(2)(3)(7)
502
503 []
504
505 scs_m(3)(2)(3)(8)
506
507 1.
508
509 scs_m(3)(2)(3)(9)
510
511 1.
512
513 scs_m(3)(2)(3)(10)
514
515 []
516
517 scs_m(3)(2)(3)(11)
518
519 []
520
521 scs_m(3)(2)(3)(12)
522
523 - 1.
524 0.
525 0.
526 0.
527 0.
528 0.
529
530 scs_m(3)(2)(3)(13)
531
532 ()
533
534 scs_m(3)(2)(3)(14)
535
536 []
537
538 scs_m(3)(2)(3)(15)
539
540 21.
541 13.
542 0.
543 2.
544 12.
545 24.
546 23.
547 28.
548 29.
549 10.
550 23.
551 29.
552 51.
553 30.
554 23.
555 18.
556 33.
557 51.
558 24.
559 30.
560 29.
561 51.
562 27.
563 14.
564 15.
565 41.
566 7.
567 41.
568 14.
569 1.
570 5.
571 51.
572 8.
573 52.
574 1.
575 33.
576 42.
577 42.
578
579 scs_m(3)(2)(3)(16)
580
581 ()
582
583 scs_m(3)(2)(3)(17)
584
585 d
586
587 scs_m(3)(2)(3)(18)
588
589 []
590
591 scs_m(3)(2)(3)(19)
592
593 T F
594
595 scs_m(3)(2)(3)(20)
596
597
598
599 scs_m(3)(2)(3)(21)
600
601 0.
602
603 scs_m(3)(2)(3)(22)
604
605 0.
606
607 scs_m(3)(2)(3)(23)
608
609 ()
610
611 scs_m(3)(2)(4)
612
613 WFILE_f
614
615 scs_m(3)(2)(5)
616
617 ()
618
619 scs_m(3)(3)
620
621
622 scs_m(3)(3)(1)
623
624!Link xx yy id thick ct from to !
625
626 scs_m(3)(3)(2)
627
628 264.40876
629 284.79924
630
631 scs_m(3)(3)(3)
632
633 255.184
634 255.184
635
636 scs_m(3)(3)(4)
637
638 drawlink
639
640 scs_m(3)(3)(5)
641
642 0. 0.
643
644 scs_m(3)(3)(6)
645
646 1. 1.
647
648 scs_m(3)(3)(7)
649
650 1. 1. 0.
651
652 scs_m(3)(3)(8)
653
654 2. 1. 1.
655
656 scs_m(3)(4)
657
658
659 scs_m(3)(4)(1)
660
661!Block graphics model gui doc !
662
663 scs_m(3)(4)(2)
664
665
666 scs_m(3)(4)(2)(1)
667
668
669 column 1 to 11
670
671!graphics orig sz flip theta exprs pin pout pein peout gr_i !
672
673 column 12 to 14
674
675!id in_implicit out_implicit !
676
677 scs_m(3)(4)(2)(2)
678
679 303.63733 312.184
680
681 scs_m(3)(4)(2)(3)
682
683 40. 40.
684
685 scs_m(3)(4)(2)(4)
686
687 T
688
689 scs_m(3)(4)(2)(5)
690
691 0.
692
693 scs_m(3)(4)(2)(6)
694
695 []
696
697 scs_m(3)(4)(2)(7)
698
699 []
700
701 scs_m(3)(4)(2)(8)
702
703 []
704
705 scs_m(3)(4)(2)(9)
706
707 []
708
709 scs_m(3)(4)(2)(10)
710
711 5.
712
713 scs_m(3)(4)(2)(11)
714
715
716 scs_m(3)(4)(2)(11)(1)
717
718!wd=xget('wdim').*[1.016,1.12]; !
719! !
720!thick=xget('thickness');xset('thickness',2); !
721! !
722!p=wd(2)/wd(1);p=1; !
723! !
724!rx=sz(1)*p/2;ry=sz(2)/2; !
725! !
726!xarcs([orig(1)+0.05*sz(1); !
727! !
728!orig(2)+0.95*sz(2); !
729! !
730! 0.9*sz(1)*p; !
731! !
732! 0.9*sz(2); !
733! !
734! 0; !
735! !
736! 360*64],scs_color(5)); !
737! !
738!xset('thickness',1); !
739! !
740!xx=[orig(1)+rx orig(1)+rx; !
741! !
742! orig(1)+rx orig(1)+rx+0.6*rx*cos(%pi/6)]; !
743! !
744!yy=[orig(2)+ry orig(2)+ry ; !
745! !
746! orig(2)+1.8*ry orig(2)+ry+0.6*ry*sin(%pi/6)]; !
747! !
748!xsegs(xx,yy,scs_color(10)); !
749! !
750!xset('thickness',thick); !
751
752 scs_m(3)(4)(2)(11)(2)
753
754 8.
755
756 scs_m(3)(4)(2)(12)
757
758
759
760 scs_m(3)(4)(2)(13)
761
762 []
763
764 scs_m(3)(4)(2)(14)
765
766 []
767
768 scs_m(3)(4)(3)
769
770
771 scs_m(3)(4)(3)(1)
772
773
774 column 1 to 11
775
776!model sim in in2 intyp out out2 outtyp evtin evtout state !
777
778 column 12 to 20
779
780!dstate odstate rpar ipar opar blocktype firing dep_ut label !
781
782 column 21 to 23
783
784!nzcross nmode equations !
785
786 scs_m(3)(4)(3)(2)
787
788 csuper
789
790 scs_m(3)(4)(3)(3)
791
792 []
793
794 scs_m(3)(4)(3)(4)
795
796 []
797
798 scs_m(3)(4)(3)(5)
799
800 1.
801
802 scs_m(3)(4)(3)(6)
803
804 []
805
806 scs_m(3)(4)(3)(7)
807
808 []
809
810 scs_m(3)(4)(3)(8)
811
812 1.
813
814 scs_m(3)(4)(3)(9)
815
816 []
817
818 scs_m(3)(4)(3)(10)
819
820 1.
821
822 scs_m(3)(4)(3)(11)
823
824 []
825
826 scs_m(3)(4)(3)(12)
827
828 []
829
830 scs_m(3)(4)(3)(13)
831
832 ()
833
834 scs_m(3)(4)(3)(14)
835
836
837 scs_m(3)(4)(3)(14)(1)
838
839!diagram props objs version !
840
841 scs_m(3)(4)(3)(14)(2)
842
843
844 scs_m(3)(4)(3)(14)(2)(1)
845
846
847 column 1 to 10
848
849!params wpar title tol tf context void1 options void2 void3 !
850
851 column 11
852
853!doc !
854
855 scs_m(3)(4)(3)(14)(2)(2)
856
857 600. 450. 0. 0. 600. 450.
858
859 scs_m(3)(4)(3)(14)(2)(3)
860
861 Untitled
862
863 scs_m(3)(4)(3)(14)(2)(4)
864
865 0.0001 0.000001 1.000E-10 100001. 0. 0.
866
867 scs_m(3)(4)(3)(14)(2)(5)
868
869 100000.
870
871 scs_m(3)(4)(3)(14)(2)(6)
872
873 []
874
875 scs_m(3)(4)(3)(14)(2)(7)
876
877 []
878
879 scs_m(3)(4)(3)(14)(2)(8)
880
881
882 scs_m(3)(4)(3)(14)(2)(8)(1)
883
884!scsopt 3D Background Link ID Cmap !
885
886 scs_m(3)(4)(3)(14)(2)(8)(2)
887
888
889 scs_m(3)(4)(3)(14)(2)(8)(2)(1)
890
891 T
892
893 scs_m(3)(4)(3)(14)(2)(8)(2)(2)
894
895 33.
896
897 scs_m(3)(4)(3)(14)(2)(8)(3)
898
899 8. 1.
900
901 scs_m(3)(4)(3)(14)(2)(8)(4)
902
903 1. 5.
904
905 scs_m(3)(4)(3)(14)(2)(8)(5)
906
907
908 scs_m(3)(4)(3)(14)(2)(8)(5)(1)
909
910 5. 1.
911
912 scs_m(3)(4)(3)(14)(2)(8)(5)(2)
913
914 4. 1.
915
916 scs_m(3)(4)(3)(14)(2)(8)(6)
917
918 0.8 0.8 0.8
919
920 scs_m(3)(4)(3)(14)(2)(9)
921
922 []
923
924 scs_m(3)(4)(3)(14)(2)(10)
925
926 []
927
928 scs_m(3)(4)(3)(14)(2)(11)
929
930 ()
931
932 scs_m(3)(4)(3)(14)(3)
933
934
935 scs_m(3)(4)(3)(14)(3)(1)
936
937
938 scs_m(3)(4)(3)(14)(3)(1)(1)
939
940!Block graphics model gui doc !
941
942 scs_m(3)(4)(3)(14)(3)(1)(2)
943
944
945 scs_m(3)(4)(3)(14)(3)(1)(2)(1)
946
947
948 column 1 to 11
949
950!graphics orig sz flip theta exprs pin pout pein peout gr_i !
951
952 column 12 to 14
953
954!id in_implicit out_implicit !
955
956 scs_m(3)(4)(3)(14)(3)(1)(2)(2)
957
958 399. 162.
959
960 scs_m(3)(4)(3)(14)(3)(1)(2)(3)
961
962 20. 20.
963
964 scs_m(3)(4)(3)(14)(3)(1)(2)(4)
965
966 T
967
968 scs_m(3)(4)(3)(14)(3)(1)(2)(5)
969
970 0.
971
972 scs_m(3)(4)(3)(14)(3)(1)(2)(6)
973
974 1
975
976 scs_m(3)(4)(3)(14)(3)(1)(2)(7)
977
978 []
979
980 scs_m(3)(4)(3)(14)(3)(1)(2)(8)
981
982 []
983
984 scs_m(3)(4)(3)(14)(3)(1)(2)(9)
985
986 5.
987
988 scs_m(3)(4)(3)(14)(3)(1)(2)(10)
989
990 []
991
992 scs_m(3)(4)(3)(14)(3)(1)(2)(11)
993
994
995 scs_m(3)(4)(3)(14)(3)(1)(2)(11)(1)
996
997
998
999 scs_m(3)(4)(3)(14)(3)(1)(2)(11)(2)
1000
1001 8.
1002
1003 scs_m(3)(4)(3)(14)(3)(1)(2)(12)
1004
1005
1006
1007 scs_m(3)(4)(3)(14)(3)(1)(2)(13)
1008
1009 []
1010
1011 scs_m(3)(4)(3)(14)(3)(1)(2)(14)
1012
1013 []
1014
1015 scs_m(3)(4)(3)(14)(3)(1)(3)
1016
1017
1018 scs_m(3)(4)(3)(14)(3)(1)(3)(1)
1019
1020
1021 column 1 to 11
1022
1023!model sim in in2 intyp out out2 outtyp evtin evtout state !
1024
1025 column 12 to 20
1026
1027!dstate odstate rpar ipar opar blocktype firing dep_ut label !
1028
1029 column 21 to 23
1030
1031!nzcross nmode equations !
1032
1033 scs_m(3)(4)(3)(14)(3)(1)(3)(2)
1034
1035 output
1036
1037 scs_m(3)(4)(3)(14)(3)(1)(3)(3)
1038
1039 []
1040
1041 scs_m(3)(4)(3)(14)(3)(1)(3)(4)
1042
1043 []
1044
1045 scs_m(3)(4)(3)(14)(3)(1)(3)(5)
1046
1047 1.
1048
1049 scs_m(3)(4)(3)(14)(3)(1)(3)(6)
1050
1051 []
1052
1053 scs_m(3)(4)(3)(14)(3)(1)(3)(7)
1054
1055 []
1056
1057 scs_m(3)(4)(3)(14)(3)(1)(3)(8)
1058
1059 1.
1060
1061 scs_m(3)(4)(3)(14)(3)(1)(3)(9)
1062
1063 1.
1064
1065 scs_m(3)(4)(3)(14)(3)(1)(3)(10)
1066
1067 []
1068
1069 scs_m(3)(4)(3)(14)(3)(1)(3)(11)
1070
1071 []
1072
1073 scs_m(3)(4)(3)(14)(3)(1)(3)(12)
1074
1075 []
1076
1077 scs_m(3)(4)(3)(14)(3)(1)(3)(13)
1078
1079 ()
1080
1081 scs_m(3)(4)(3)(14)(3)(1)(3)(14)
1082
1083 []
1084
1085 scs_m(3)(4)(3)(14)(3)(1)(3)(15)
1086
1087 1.
1088
1089 scs_m(3)(4)(3)(14)(3)(1)(3)(16)
1090
1091 ()
1092
1093 scs_m(3)(4)(3)(14)(3)(1)(3)(17)
1094
1095 d
1096
1097 scs_m(3)(4)(3)(14)(3)(1)(3)(18)
1098
1099 []
1100
1101 scs_m(3)(4)(3)(14)(3)(1)(3)(19)
1102
1103 F F
1104
1105 scs_m(3)(4)(3)(14)(3)(1)(3)(20)
1106
1107
1108
1109 scs_m(3)(4)(3)(14)(3)(1)(3)(21)
1110
1111 0.
1112
1113 scs_m(3)(4)(3)(14)(3)(1)(3)(22)
1114
1115 0.
1116
1117 scs_m(3)(4)(3)(14)(3)(1)(3)(23)
1118
1119 ()
1120
1121 scs_m(3)(4)(3)(14)(3)(1)(4)
1122
1123 CLKOUT_f
1124
1125 scs_m(3)(4)(3)(14)(3)(1)(5)
1126
1127 ()
1128
1129 scs_m(3)(4)(3)(14)(3)(2)
1130
1131
1132 scs_m(3)(4)(3)(14)(3)(2)(1)
1133
1134!Block graphics model gui doc !
1135
1136 scs_m(3)(4)(3)(14)(3)(2)(2)
1137
1138
1139 scs_m(3)(4)(3)(14)(3)(2)(2)(1)
1140
1141
1142 column 1 to 11
1143
1144!graphics orig sz flip theta exprs pin pout pein peout gr_i !
1145
1146 column 12 to 14
1147
1148!id in_implicit out_implicit !
1149
1150 scs_m(3)(4)(3)(14)(3)(2)(2)(2)
1151
1152 320. 232.
1153
1154 scs_m(3)(4)(3)(14)(3)(2)(2)(3)
1155
1156 40. 40.
1157
1158 scs_m(3)(4)(3)(14)(3)(2)(2)(4)
1159
1160 T
1161
1162 scs_m(3)(4)(3)(14)(3)(2)(2)(5)
1163
1164 0.
1165
1166 scs_m(3)(4)(3)(14)(3)(2)(2)(6)
1167
1168!0.005 !
1169! !
1170!0 !
1171
1172 scs_m(3)(4)(3)(14)(3)(2)(2)(7)
1173
1174 []
1175
1176 scs_m(3)(4)(3)(14)(3)(2)(2)(8)
1177
1178 []
1179
1180 scs_m(3)(4)(3)(14)(3)(2)(2)(9)
1181
1182 6.
1183
1184 scs_m(3)(4)(3)(14)(3)(2)(2)(10)
1185
1186 3.
1187
1188 scs_m(3)(4)(3)(14)(3)(2)(2)(11)
1189
1190
1191 scs_m(3)(4)(3)(14)(3)(2)(2)(11)(1)
1192
1193!dt=o.model.rpar(1); !
1194! !
1195!txt=['Delay';string(dt)]; !
1196! !
1197!xstringb(orig(1),orig(2),txt,sz(1),sz(2),'fill'); !
1198
1199 scs_m(3)(4)(3)(14)(3)(2)(2)(11)(2)
1200
1201 8.
1202
1203 scs_m(3)(4)(3)(14)(3)(2)(2)(12)
1204
1205
1206
1207 scs_m(3)(4)(3)(14)(3)(2)(2)(13)
1208
1209 []
1210
1211 scs_m(3)(4)(3)(14)(3)(2)(2)(14)
1212
1213 []
1214
1215 scs_m(3)(4)(3)(14)(3)(2)(3)
1216
1217
1218 scs_m(3)(4)(3)(14)(3)(2)(3)(1)
1219
1220
1221 column 1 to 11
1222
1223!model sim in in2 intyp out out2 outtyp evtin evtout state !
1224
1225 column 12 to 20
1226
1227!dstate odstate rpar ipar opar blocktype firing dep_ut label !
1228
1229 column 21 to 23
1230
1231!nzcross nmode equations !
1232
1233 scs_m(3)(4)(3)(14)(3)(2)(3)(2)
1234
1235
1236 scs_m(3)(4)(3)(14)(3)(2)(3)(2)(1)
1237
1238 evtdly4
1239
1240 scs_m(3)(4)(3)(14)(3)(2)(3)(2)(2)
1241
1242 4.
1243
1244 scs_m(3)(4)(3)(14)(3)(2)(3)(3)
1245
1246 []
1247
1248 scs_m(3)(4)(3)(14)(3)(2)(3)(4)
1249
1250 []
1251
1252 scs_m(3)(4)(3)(14)(3)(2)(3)(5)
1253
1254 1.
1255
1256 scs_m(3)(4)(3)(14)(3)(2)(3)(6)
1257
1258 []
1259
1260 scs_m(3)(4)(3)(14)(3)(2)(3)(7)
1261
1262 []
1263
1264 scs_m(3)(4)(3)(14)(3)(2)(3)(8)
1265
1266 1.
1267
1268 scs_m(3)(4)(3)(14)(3)(2)(3)(9)
1269
1270 1.
1271
1272 scs_m(3)(4)(3)(14)(3)(2)(3)(10)
1273
1274 1.
1275
1276 scs_m(3)(4)(3)(14)(3)(2)(3)(11)
1277
1278 []
1279
1280 scs_m(3)(4)(3)(14)(3)(2)(3)(12)
1281
1282 []
1283
1284 scs_m(3)(4)(3)(14)(3)(2)(3)(13)
1285
1286 ()
1287
1288 scs_m(3)(4)(3)(14)(3)(2)(3)(14)
1289
1290 0.005
1291 0.
1292
1293 scs_m(3)(4)(3)(14)(3)(2)(3)(15)
1294
1295 []
1296
1297 scs_m(3)(4)(3)(14)(3)(2)(3)(16)
1298
1299 ()
1300
1301 scs_m(3)(4)(3)(14)(3)(2)(3)(17)
1302
1303 d
1304
1305 scs_m(3)(4)(3)(14)(3)(2)(3)(18)
1306
1307 0.
1308
1309 scs_m(3)(4)(3)(14)(3)(2)(3)(19)
1310
1311 F F
1312
1313 scs_m(3)(4)(3)(14)(3)(2)(3)(20)
1314
1315
1316
1317 scs_m(3)(4)(3)(14)(3)(2)(3)(21)
1318
1319 0.
1320
1321 scs_m(3)(4)(3)(14)(3)(2)(3)(22)
1322
1323 0.
1324
1325 scs_m(3)(4)(3)(14)(3)(2)(3)(23)
1326
1327 ()
1328
1329 scs_m(3)(4)(3)(14)(3)(2)(4)
1330
1331 EVTDLY_c
1332
1333 scs_m(3)(4)(3)(14)(3)(2)(5)
1334
1335 ()
1336
1337 scs_m(3)(4)(3)(14)(3)(3)
1338
1339
1340 scs_m(3)(4)(3)(14)(3)(3)(1)
1341
1342!Link xx yy id thick ct from to !
1343
1344 scs_m(3)(4)(3)(14)(3)(3)(2)
1345
1346 340.
1347 340.
1348 380.71
1349
1350 scs_m(3)(4)(3)(14)(3)(3)(3)
1351
1352 226.29
1353 172.
1354 172.
1355
1356 scs_m(3)(4)(3)(14)(3)(3)(4)
1357
1358 drawlink
1359
1360 scs_m(3)(4)(3)(14)(3)(3)(5)
1361
1362 0. 0.
1363
1364 scs_m(3)(4)(3)(14)(3)(3)(6)
1365
1366 5. - 1.
1367
1368 scs_m(3)(4)(3)(14)(3)(3)(7)
1369
1370 2. 1.
1371
1372 scs_m(3)(4)(3)(14)(3)(3)(8)
1373
1374 4. 1.
1375
1376 scs_m(3)(4)(3)(14)(3)(4)
1377
1378
1379 scs_m(3)(4)(3)(14)(3)(4)(1)
1380
1381!Block graphics model gui doc !
1382
1383 scs_m(3)(4)(3)(14)(3)(4)(2)
1384
1385
1386 scs_m(3)(4)(3)(14)(3)(4)(2)(1)
1387
1388
1389 column 1 to 11
1390
1391!graphics orig sz flip theta exprs pin pout pein peout gr_i !
1392
1393 column 12 to 14
1394
1395!id in_implicit out_implicit !
1396
1397 scs_m(3)(4)(3)(14)(3)(4)(2)(2)
1398
1399 380.71066
1400 172.
1401
1402 scs_m(3)(4)(3)(14)(3)(4)(2)(3)
1403
1404 0.3333333 0.3333333
1405
1406 scs_m(3)(4)(3)(14)(3)(4)(2)(4)
1407
1408 T
1409
1410 scs_m(3)(4)(3)(14)(3)(4)(2)(5)
1411
1412 0.
1413
1414 scs_m(3)(4)(3)(14)(3)(4)(2)(6)
1415
1416 []
1417
1418 scs_m(3)(4)(3)(14)(3)(4)(2)(7)
1419
1420 []
1421
1422 scs_m(3)(4)(3)(14)(3)(4)(2)(8)
1423
1424 []
1425
1426 scs_m(3)(4)(3)(14)(3)(4)(2)(9)
1427
1428 3.
1429
1430 scs_m(3)(4)(3)(14)(3)(4)(2)(10)
1431
1432 5.
1433 6.
1434
1435 scs_m(3)(4)(3)(14)(3)(4)(2)(11)
1436
1437
1438 scs_m(3)(4)(3)(14)(3)(4)(2)(11)(1)
1439
1440 []
1441
1442 scs_m(3)(4)(3)(14)(3)(4)(2)(11)(2)
1443
1444 8.
1445
1446 scs_m(3)(4)(3)(14)(3)(4)(2)(12)
1447
1448
1449
1450 scs_m(3)(4)(3)(14)(3)(4)(2)(13)
1451
1452 []
1453
1454 scs_m(3)(4)(3)(14)(3)(4)(2)(14)
1455
1456 []
1457
1458 scs_m(3)(4)(3)(14)(3)(4)(3)
1459
1460
1461 scs_m(3)(4)(3)(14)(3)(4)(3)(1)
1462
1463
1464 column 1 to 11
1465
1466!model sim in in2 intyp out out2 outtyp evtin evtout state !
1467
1468 column 12 to 20
1469
1470!dstate odstate rpar ipar opar blocktype firing dep_ut label !
1471
1472 column 21 to 23
1473
1474!nzcross nmode equations !
1475
1476 scs_m(3)(4)(3)(14)(3)(4)(3)(2)
1477
1478 split
1479
1480 scs_m(3)(4)(3)(14)(3)(4)(3)(3)
1481
1482 []
1483
1484 scs_m(3)(4)(3)(14)(3)(4)(3)(4)
1485
1486 []
1487
1488 scs_m(3)(4)(3)(14)(3)(4)(3)(5)
1489
1490 1.
1491
1492 scs_m(3)(4)(3)(14)(3)(4)(3)(6)
1493
1494 []
1495
1496 scs_m(3)(4)(3)(14)(3)(4)(3)(7)
1497
1498 []
1499
1500 scs_m(3)(4)(3)(14)(3)(4)(3)(8)
1501
1502 1.
1503
1504 scs_m(3)(4)(3)(14)(3)(4)(3)(9)
1505
1506 1.
1507
1508 scs_m(3)(4)(3)(14)(3)(4)(3)(10)
1509
1510 1.
1511 1.
1512
1513 scs_m(3)(4)(3)(14)(3)(4)(3)(11)
1514
1515 []
1516
1517 scs_m(3)(4)(3)(14)(3)(4)(3)(12)
1518
1519 []
1520
1521 scs_m(3)(4)(3)(14)(3)(4)(3)(13)
1522
1523 ()
1524
1525 scs_m(3)(4)(3)(14)(3)(4)(3)(14)
1526
1527 []
1528
1529 scs_m(3)(4)(3)(14)(3)(4)(3)(15)
1530
1531 []
1532
1533 scs_m(3)(4)(3)(14)(3)(4)(3)(16)
1534
1535 ()
1536
1537 scs_m(3)(4)(3)(14)(3)(4)(3)(17)
1538
1539 d
1540
1541 scs_m(3)(4)(3)(14)(3)(4)(3)(18)
1542
1543 F F F
1544
1545 scs_m(3)(4)(3)(14)(3)(4)(3)(19)
1546
1547 F F
1548
1549 scs_m(3)(4)(3)(14)(3)(4)(3)(20)
1550
1551
1552
1553 scs_m(3)(4)(3)(14)(3)(4)(3)(21)
1554
1555 0.
1556
1557 scs_m(3)(4)(3)(14)(3)(4)(3)(22)
1558
1559 0.
1560
1561 scs_m(3)(4)(3)(14)(3)(4)(3)(23)
1562
1563 ()
1564
1565 scs_m(3)(4)(3)(14)(3)(4)(4)
1566
1567 CLKSPLIT_f
1568
1569 scs_m(3)(4)(3)(14)(3)(4)(5)
1570
1571 ()
1572
1573 scs_m(3)(4)(3)(14)(3)(5)
1574
1575
1576 scs_m(3)(4)(3)(14)(3)(5)(1)
1577
1578!Link xx yy id thick ct from to !
1579
1580 scs_m(3)(4)(3)(14)(3)(5)(2)
1581
1582 380.71
1583 399.
1584
1585 scs_m(3)(4)(3)(14)(3)(5)(3)
1586
1587 172.
1588 172.
1589
1590 scs_m(3)(4)(3)(14)(3)(5)(4)
1591
1592 drawlink
1593
1594 scs_m(3)(4)(3)(14)(3)(5)(5)
1595
1596 0. 0.
1597
1598 scs_m(3)(4)(3)(14)(3)(5)(6)
1599
1600 5. - 1.
1601
1602 scs_m(3)(4)(3)(14)(3)(5)(7)
1603
1604 4. 1.
1605
1606 scs_m(3)(4)(3)(14)(3)(5)(8)
1607
1608 1. 1.
1609
1610 scs_m(3)(4)(3)(14)(3)(6)
1611
1612
1613 scs_m(3)(4)(3)(14)(3)(6)(1)
1614
1615!Link xx yy id thick ct from to !
1616
1617 scs_m(3)(4)(3)(14)(3)(6)(2)
1618
1619 380.71
1620 380.71
1621 340.
1622 340.
1623
1624 scs_m(3)(4)(3)(14)(3)(6)(3)
1625
1626 172.
1627 302.
1628 302.
1629 277.71
1630
1631 scs_m(3)(4)(3)(14)(3)(6)(4)
1632
1633 drawlink
1634
1635 scs_m(3)(4)(3)(14)(3)(6)(5)
1636
1637 0. 0.
1638
1639 scs_m(3)(4)(3)(14)(3)(6)(6)
1640
1641 5. - 1.
1642
1643 scs_m(3)(4)(3)(14)(3)(6)(7)
1644
1645 4. 2.
1646
1647 scs_m(3)(4)(3)(14)(3)(6)(8)
1648
1649 2. 1.
1650
1651 scs_m(3)(4)(3)(14)(4)
1652
1653 scicos4.2
1654
1655 scs_m(3)(4)(3)(15)
1656
1657 []
1658
1659 scs_m(3)(4)(3)(16)
1660
1661 ()
1662
1663 scs_m(3)(4)(3)(17)
1664
1665 h
1666
1667 scs_m(3)(4)(3)(18)
1668
1669 F
1670
1671 scs_m(3)(4)(3)(19)
1672
1673 F F
1674
1675 scs_m(3)(4)(3)(20)
1676
1677
1678
1679 scs_m(3)(4)(3)(21)
1680
1681 0.
1682
1683 scs_m(3)(4)(3)(22)
1684
1685 0.
1686
1687 scs_m(3)(4)(3)(23)
1688
1689 ()
1690
1691 scs_m(3)(4)(4)
1692
1693 CLOCK_c
1694
1695 scs_m(3)(4)(5)
1696
1697 ()
1698
1699 scs_m(3)(5)
1700
1701
1702 scs_m(3)(5)(1)
1703
1704!Link xx yy id thick ct from to !
1705
1706 scs_m(3)(5)(2)
1707
1708 323.63733
1709 323.37067
1710
1711 scs_m(3)(5)(3)
1712
1713 306.46971
1714 280.89829
1715
1716 scs_m(3)(5)(4)
1717
1718 drawlink
1719
1720 scs_m(3)(5)(5)
1721
1722 0. 0.
1723
1724 scs_m(3)(5)(6)
1725
1726 5. - 1.
1727
1728 scs_m(3)(5)(7)
1729
1730 4. 1. 0.
1731
1732 scs_m(3)(5)(8)
1733
1734 2. 1. 1.
1735
1736 scs_m(4)
1737
1738 scicos4.2
1739--> scs_m = setW2Fformat(scs_m, idxWrite, '(7(e22.15,1x))')
1740 scs_m =
1741
1742
1743 scs_m(1)
1744
1745!diagram props objs version !
1746
1747 scs_m(2)
1748
1749
1750 scs_m(2)(1)
1751
1752
1753 column 1 to 10
1754
1755!params wpar title tol tf context void1 options void2 void3 !
1756
1757 column 11
1758
1759!doc !
1760
1761 scs_m(2)(2)
1762
1763
1764 column 1 to 7
1765
1766 - 159.096 811.104 - 121.216 617.984 1323. 1008. 310.
1767
1768 column 8 to 13
1769
1770 228. 630. 480. 811. 451. 1.4
1771
1772 scs_m(2)(3)
1773
1774
1775 column 1
1776
1777!constant !
1778
1779 column 2
1780
1781!/home/vaylet/dev/scilab-5.0/modules/scicos/tests/nonreg_tests/ !
1782
1783 scs_m(2)(4)
1784
1785 0.0001
1786 0.000001
1787 1.000E-10
1788 100001.
1789 0.
1790 0.
1791 0.
1792
1793 scs_m(2)(5)
1794
1795 100.
1796
1797 scs_m(2)(6)
1798
1799
1800
1801 scs_m(2)(7)
1802
1803 []
1804
1805 scs_m(2)(8)
1806
1807
1808 scs_m(2)(8)(1)
1809
1810!scsopt 3D Background Link ID Cmap !
1811
1812 scs_m(2)(8)(2)
1813
1814
1815 scs_m(2)(8)(2)(1)
1816
1817 T
1818
1819 scs_m(2)(8)(2)(2)
1820
1821 33.
1822
1823 scs_m(2)(8)(3)
1824
1825 8. 1.
1826
1827 scs_m(2)(8)(4)
1828
1829 1. 5.
1830
1831 scs_m(2)(8)(5)
1832
1833
1834 scs_m(2)(8)(5)(1)
1835
1836 5. 1.
1837
1838 scs_m(2)(8)(5)(2)
1839
1840 4. 1.
1841
1842 scs_m(2)(8)(6)
1843
1844 0.8 0.8 0.8
1845
1846 scs_m(2)(9)
1847
1848 []
1849
1850 scs_m(2)(10)
1851
1852 []
1853
1854 scs_m(2)(11)
1855
1856 ()
1857
1858 scs_m(3)
1859
1860
1861 scs_m(3)(1)
1862
1863
1864 scs_m(3)(1)(1)
1865
1866!Block graphics model gui doc !
1867
1868 scs_m(3)(1)(2)
1869
1870
1871 scs_m(3)(1)(2)(1)
1872
1873
1874 column 1 to 11
1875
1876!graphics orig sz flip theta exprs pin pout pein peout gr_i !
1877
1878 column 12 to 14
1879
1880!id in_implicit out_implicit !
1881
1882 scs_m(3)(1)(2)(2)
1883
1884 195.83733 235.184
1885
1886 scs_m(3)(1)(2)(3)
1887
1888 60.
1889 40.
1890
1891 scs_m(3)(1)(2)(4)
1892
1893 T
1894
1895 scs_m(3)(1)(2)(5)
1896
1897 0.
1898
1899 scs_m(3)(1)(2)(6)
1900
1901 1.23456789
1902
1903 scs_m(3)(1)(2)(7)
1904
1905 []
1906
1907 scs_m(3)(1)(2)(8)
1908
1909 3.
1910
1911 scs_m(3)(1)(2)(9)
1912
1913 []
1914
1915 scs_m(3)(1)(2)(10)
1916
1917 []
1918
1919 scs_m(3)(1)(2)(11)
1920
1921
1922 scs_m(3)(1)(2)(11)(1)
1923
1924!dx=sz(1)/5;dy=sz(2)/10; !
1925! !
1926!w=sz(1)-2*dx;h=sz(2)-2*dy; !
1927! !
1928!txt=C; !
1929! !
1930!xstringb(orig(1)+dx,orig(2)+dy,txt,w,h,'fill'); !
1931
1932 scs_m(3)(1)(2)(11)(2)
1933
1934 8.
1935
1936 scs_m(3)(1)(2)(12)
1937
1938
1939
1940 scs_m(3)(1)(2)(13)
1941
1942 []
1943
1944 scs_m(3)(1)(2)(14)
1945
1946 E
1947
1948 scs_m(3)(1)(3)
1949
1950
1951 scs_m(3)(1)(3)(1)
1952
1953
1954 column 1 to 11
1955
1956!model sim in in2 intyp out out2 outtyp evtin evtout state !
1957
1958 column 12 to 20
1959
1960!dstate odstate rpar ipar opar blocktype firing dep_ut label !
1961
1962 column 21 to 23
1963
1964!nzcross nmode equations !
1965
1966 scs_m(3)(1)(3)(2)
1967
1968
1969 scs_m(3)(1)(3)(2)(1)
1970
1971 cstblk4_m
1972
1973 scs_m(3)(1)(3)(2)(2)
1974
1975 4.
1976
1977 scs_m(3)(1)(3)(3)
1978
1979 []
1980
1981 scs_m(3)(1)(3)(4)
1982
1983 []
1984
1985 scs_m(3)(1)(3)(5)
1986
1987 1.
1988
1989 scs_m(3)(1)(3)(6)
1990
1991 1.
1992
1993 scs_m(3)(1)(3)(7)
1994
1995 1.
1996
1997 scs_m(3)(1)(3)(8)
1998
1999 1.
2000
2001 scs_m(3)(1)(3)(9)
2002
2003 []
2004
2005 scs_m(3)(1)(3)(10)
2006
2007 []
2008
2009 scs_m(3)(1)(3)(11)
2010
2011 []
2012
2013 scs_m(3)(1)(3)(12)
2014
2015 []
2016
2017 scs_m(3)(1)(3)(13)
2018
2019 ()
2020
2021 scs_m(3)(1)(3)(14)
2022
2023 []
2024
2025 scs_m(3)(1)(3)(15)
2026
2027 []
2028
2029 scs_m(3)(1)(3)(16)
2030
2031
2032 scs_m(3)(1)(3)(16)(1)
2033
2034 1.2345679
2035
2036 scs_m(3)(1)(3)(17)
2037
2038 d
2039
2040 scs_m(3)(1)(3)(18)
2041
2042 []
2043
2044 scs_m(3)(1)(3)(19)
2045
2046 F F
2047
2048 scs_m(3)(1)(3)(20)
2049
2050
2051
2052 scs_m(3)(1)(3)(21)
2053
2054 0.
2055
2056 scs_m(3)(1)(3)(22)
2057
2058 0.
2059
2060 scs_m(3)(1)(3)(23)
2061
2062 ()
2063
2064 scs_m(3)(1)(4)
2065
2066 CONST_m
2067
2068 scs_m(3)(1)(5)
2069
2070 ()
2071
2072 scs_m(3)(2)
2073
2074
2075 scs_m(3)(2)(1)
2076
2077!Block graphics model gui doc !
2078
2079 scs_m(3)(2)(2)
2080
2081
2082 scs_m(3)(2)(2)(1)
2083
2084
2085 column 1 to 11
2086
2087!graphics orig sz flip theta exprs pin pout pein peout gr_i !
2088
2089 column 12 to 14
2090
2091!id in_implicit out_implicit !
2092
2093 scs_m(3)(2)(2)(2)
2094
2095 293.37067 235.184
2096
2097 scs_m(3)(2)(2)(3)
2098
2099 60. 40.
2100
2101 scs_m(3)(2)(2)(4)
2102
2103 T
2104
2105 scs_m(3)(2)(2)(5)
2106
2107 0.
2108
2109 scs_m(3)(2)(2)(6)
2110
2111!1 !
2112! !
2113!constant.unix.out.ref !
2114! !
2115!(7(e22.15,1x)) !
2116! !
2117!2 !
2118
2119 scs_m(3)(2)(2)(7)
2120
2121 3.
2122
2123 scs_m(3)(2)(2)(8)
2124
2125 []
2126
2127 scs_m(3)(2)(2)(9)
2128
2129 5.
2130
2131 scs_m(3)(2)(2)(10)
2132
2133 []
2134
2135 scs_m(3)(2)(2)(11)
2136
2137
2138 scs_m(3)(2)(2)(11)(1)
2139
2140!txt=['write to';'output file']; !
2141! !
2142!xstringb(orig(1),orig(2),txt,sz(1),sz(2),'fill') !
2143
2144 scs_m(3)(2)(2)(11)(2)
2145
2146 8.
2147
2148 scs_m(3)(2)(2)(12)
2149
2150
2151
2152 scs_m(3)(2)(2)(13)
2153
2154 E
2155
2156 scs_m(3)(2)(2)(14)
2157
2158 []
2159
2160 scs_m(3)(2)(3)
2161
2162
2163 scs_m(3)(2)(3)(1)
2164
2165
2166 column 1 to 11
2167
2168!model sim in in2 intyp out out2 outtyp evtin evtout state !
2169
2170 column 12 to 20
2171
2172!dstate odstate rpar ipar opar blocktype firing dep_ut label !
2173
2174 column 21 to 23
2175
2176!nzcross nmode equations !
2177
2178 scs_m(3)(2)(3)(2)
2179
2180 writef
2181
2182 scs_m(3)(2)(3)(3)
2183
2184 1.
2185
2186 scs_m(3)(2)(3)(4)
2187
2188 []
2189
2190 scs_m(3)(2)(3)(5)
2191
2192 1.
2193
2194 scs_m(3)(2)(3)(6)
2195
2196 []
2197
2198 scs_m(3)(2)(3)(7)
2199
2200 []
2201
2202 scs_m(3)(2)(3)(8)
2203
2204 1.
2205
2206 scs_m(3)(2)(3)(9)
2207
2208 1.
2209
2210 scs_m(3)(2)(3)(10)
2211
2212 []
2213
2214 scs_m(3)(2)(3)(11)
2215
2216 []
2217
2218 scs_m(3)(2)(3)(12)
2219
2220 - 1.
2221 0.
2222 0.
2223 0.
2224 0.
2225 0.
2226
2227 scs_m(3)(2)(3)(13)
2228
2229 ()
2230
2231 scs_m(3)(2)(3)(14)
2232
2233 []
2234
2235 scs_m(3)(2)(3)(15)
2236
2237 21.
2238 14.
2239 0.
2240 2.
2241 12.
2242 24.
2243 23.
2244 28.
2245 29.
2246 10.
2247 23.
2248 29.
2249 51.
2250 30.
2251 23.
2252 18.
2253 33.
2254 51.
2255 24.
2256 30.
2257 29.
2258 51.
2259 27.
2260 14.
2261 15.
2262 41.
2263 7.
2264 41.
2265 14.
2266 2.
2267 2.
2268 51.
2269 1.
2270 5.
2271 52.
2272 1.
2273 33.
2274 42.
2275 42.
2276
2277 scs_m(3)(2)(3)(16)
2278
2279 ()
2280
2281 scs_m(3)(2)(3)(17)
2282
2283 d
2284
2285 scs_m(3)(2)(3)(18)
2286
2287 []
2288
2289 scs_m(3)(2)(3)(19)
2290
2291 T F
2292
2293 scs_m(3)(2)(3)(20)
2294
2295
2296
2297 scs_m(3)(2)(3)(21)
2298
2299 0.
2300
2301 scs_m(3)(2)(3)(22)
2302
2303 0.
2304
2305 scs_m(3)(2)(3)(23)
2306
2307 ()
2308
2309 scs_m(3)(2)(4)
2310
2311 WFILE_f
2312
2313 scs_m(3)(2)(5)
2314
2315 ()
2316
2317 scs_m(3)(3)
2318
2319
2320 scs_m(3)(3)(1)
2321
2322!Link xx yy id thick ct from to !
2323
2324 scs_m(3)(3)(2)
2325
2326 264.40876
2327 284.79924
2328
2329 scs_m(3)(3)(3)
2330
2331 255.184
2332 255.184
2333
2334 scs_m(3)(3)(4)
2335
2336 drawlink
2337
2338 scs_m(3)(3)(5)
2339
2340 0. 0.
2341
2342 scs_m(3)(3)(6)
2343
2344 1. 1.
2345
2346 scs_m(3)(3)(7)
2347
2348 1. 1. 0.
2349
2350 scs_m(3)(3)(8)
2351
2352 2. 1. 1.
2353
2354 scs_m(3)(4)
2355
2356
2357 scs_m(3)(4)(1)
2358
2359!Block graphics model gui doc !
2360
2361 scs_m(3)(4)(2)
2362
2363
2364 scs_m(3)(4)(2)(1)
2365
2366
2367 column 1 to 11
2368
2369!graphics orig sz flip theta exprs pin pout pein peout gr_i !
2370
2371 column 12 to 14
2372
2373!id in_implicit out_implicit !
2374
2375 scs_m(3)(4)(2)(2)
2376
2377 303.63733 312.184
2378
2379 scs_m(3)(4)(2)(3)
2380
2381 40. 40.
2382
2383 scs_m(3)(4)(2)(4)
2384
2385 T
2386
2387 scs_m(3)(4)(2)(5)
2388
2389 0.
2390
2391 scs_m(3)(4)(2)(6)
2392
2393 []
2394
2395 scs_m(3)(4)(2)(7)
2396
2397 []
2398
2399 scs_m(3)(4)(2)(8)
2400
2401 []
2402
2403 scs_m(3)(4)(2)(9)
2404
2405 []
2406
2407 scs_m(3)(4)(2)(10)
2408
2409 5.
2410
2411 scs_m(3)(4)(2)(11)
2412
2413
2414 scs_m(3)(4)(2)(11)(1)
2415
2416!wd=xget('wdim').*[1.016,1.12]; !
2417! !
2418!thick=xget('thickness');xset('thickness',2); !
2419! !
2420!p=wd(2)/wd(1);p=1; !
2421! !
2422!rx=sz(1)*p/2;ry=sz(2)/2; !
2423! !
2424!xarcs([orig(1)+0.05*sz(1); !
2425! !
2426!orig(2)+0.95*sz(2); !
2427! !
2428! 0.9*sz(1)*p; !
2429! !
2430! 0.9*sz(2); !
2431! !
2432! 0; !
2433! !
2434! 360*64],scs_color(5)); !
2435! !
2436!xset('thickness',1); !
2437! !
2438!xx=[orig(1)+rx orig(1)+rx; !
2439! !
2440! orig(1)+rx orig(1)+rx+0.6*rx*cos(%pi/6)]; !
2441! !
2442!yy=[orig(2)+ry orig(2)+ry ; !
2443! !
2444! orig(2)+1.8*ry orig(2)+ry+0.6*ry*sin(%pi/6)]; !
2445! !
2446!xsegs(xx,yy,scs_color(10)); !
2447! !
2448!xset('thickness',thick); !
2449
2450 scs_m(3)(4)(2)(11)(2)
2451
2452 8.
2453
2454 scs_m(3)(4)(2)(12)
2455
2456
2457
2458 scs_m(3)(4)(2)(13)
2459
2460 []
2461
2462 scs_m(3)(4)(2)(14)
2463
2464 []
2465
2466 scs_m(3)(4)(3)
2467
2468
2469 scs_m(3)(4)(3)(1)
2470
2471
2472 column 1 to 11
2473
2474!model sim in in2 intyp out out2 outtyp evtin evtout state !
2475
2476 column 12 to 20
2477
2478!dstate odstate rpar ipar opar blocktype firing dep_ut label !
2479
2480 column 21 to 23
2481
2482!nzcross nmode equations !
2483
2484 scs_m(3)(4)(3)(2)
2485
2486 csuper
2487
2488 scs_m(3)(4)(3)(3)
2489
2490 []
2491
2492 scs_m(3)(4)(3)(4)
2493
2494 []
2495
2496 scs_m(3)(4)(3)(5)
2497
2498 1.
2499
2500 scs_m(3)(4)(3)(6)
2501
2502 []
2503
2504 scs_m(3)(4)(3)(7)
2505
2506 []
2507
2508 scs_m(3)(4)(3)(8)
2509
2510 1.
2511
2512 scs_m(3)(4)(3)(9)
2513
2514 []
2515
2516 scs_m(3)(4)(3)(10)
2517
2518 1.
2519
2520 scs_m(3)(4)(3)(11)
2521
2522 []
2523
2524 scs_m(3)(4)(3)(12)
2525
2526 []
2527
2528 scs_m(3)(4)(3)(13)
2529
2530 ()
2531
2532 scs_m(3)(4)(3)(14)
2533
2534
2535 scs_m(3)(4)(3)(14)(1)
2536
2537!diagram props objs version !
2538
2539 scs_m(3)(4)(3)(14)(2)
2540
2541
2542 scs_m(3)(4)(3)(14)(2)(1)
2543
2544
2545 column 1 to 10
2546
2547!params wpar title tol tf context void1 options void2 void3 !
2548
2549 column 11
2550
2551!doc !
2552
2553 scs_m(3)(4)(3)(14)(2)(2)
2554
2555 600. 450. 0. 0. 600. 450.
2556
2557 scs_m(3)(4)(3)(14)(2)(3)
2558
2559 Untitled
2560
2561 scs_m(3)(4)(3)(14)(2)(4)
2562
2563 0.0001 0.000001 1.000E-10 100001. 0. 0.
2564
2565 scs_m(3)(4)(3)(14)(2)(5)
2566
2567 100000.
2568
2569 scs_m(3)(4)(3)(14)(2)(6)
2570
2571 []
2572
2573 scs_m(3)(4)(3)(14)(2)(7)
2574
2575 []
2576
2577 scs_m(3)(4)(3)(14)(2)(8)
2578
2579
2580 scs_m(3)(4)(3)(14)(2)(8)(1)
2581
2582!scsopt 3D Background Link ID Cmap !
2583
2584 scs_m(3)(4)(3)(14)(2)(8)(2)
2585
2586
2587 scs_m(3)(4)(3)(14)(2)(8)(2)(1)
2588
2589 T
2590
2591 scs_m(3)(4)(3)(14)(2)(8)(2)(2)
2592
2593 33.
2594
2595 scs_m(3)(4)(3)(14)(2)(8)(3)
2596
2597 8. 1.
2598
2599 scs_m(3)(4)(3)(14)(2)(8)(4)
2600
2601 1. 5.
2602
2603 scs_m(3)(4)(3)(14)(2)(8)(5)
2604
2605
2606 scs_m(3)(4)(3)(14)(2)(8)(5)(1)
2607
2608 5. 1.
2609
2610 scs_m(3)(4)(3)(14)(2)(8)(5)(2)
2611
2612 4. 1.
2613
2614 scs_m(3)(4)(3)(14)(2)(8)(6)
2615
2616 0.8 0.8 0.8
2617
2618 scs_m(3)(4)(3)(14)(2)(9)
2619
2620 []
2621
2622 scs_m(3)(4)(3)(14)(2)(10)
2623
2624 []
2625
2626 scs_m(3)(4)(3)(14)(2)(11)
2627
2628 ()
2629
2630 scs_m(3)(4)(3)(14)(3)
2631
2632
2633 scs_m(3)(4)(3)(14)(3)(1)
2634
2635
2636 scs_m(3)(4)(3)(14)(3)(1)(1)
2637
2638!Block graphics model gui doc !
2639
2640 scs_m(3)(4)(3)(14)(3)(1)(2)
2641
2642
2643 scs_m(3)(4)(3)(14)(3)(1)(2)(1)
2644
2645
2646 column 1 to 11
2647
2648!graphics orig sz flip theta exprs pin pout pein peout gr_i !
2649
2650 column 12 to 14
2651
2652!id in_implicit out_implicit !
2653
2654 scs_m(3)(4)(3)(14)(3)(1)(2)(2)
2655
2656 399. 162.
2657
2658 scs_m(3)(4)(3)(14)(3)(1)(2)(3)
2659
2660 20. 20.
2661
2662 scs_m(3)(4)(3)(14)(3)(1)(2)(4)
2663
2664 T
2665
2666 scs_m(3)(4)(3)(14)(3)(1)(2)(5)
2667
2668 0.
2669
2670 scs_m(3)(4)(3)(14)(3)(1)(2)(6)
2671
2672 1
2673
2674 scs_m(3)(4)(3)(14)(3)(1)(2)(7)
2675
2676 []
2677
2678 scs_m(3)(4)(3)(14)(3)(1)(2)(8)
2679
2680 []
2681
2682 scs_m(3)(4)(3)(14)(3)(1)(2)(9)
2683
2684 5.
2685
2686 scs_m(3)(4)(3)(14)(3)(1)(2)(10)
2687
2688 []
2689
2690 scs_m(3)(4)(3)(14)(3)(1)(2)(11)
2691
2692
2693 scs_m(3)(4)(3)(14)(3)(1)(2)(11)(1)
2694
2695
2696
2697 scs_m(3)(4)(3)(14)(3)(1)(2)(11)(2)
2698
2699 8.
2700
2701 scs_m(3)(4)(3)(14)(3)(1)(2)(12)
2702
2703
2704
2705 scs_m(3)(4)(3)(14)(3)(1)(2)(13)
2706
2707 []
2708
2709 scs_m(3)(4)(3)(14)(3)(1)(2)(14)
2710
2711 []
2712
2713 scs_m(3)(4)(3)(14)(3)(1)(3)
2714
2715
2716 scs_m(3)(4)(3)(14)(3)(1)(3)(1)
2717
2718
2719 column 1 to 11
2720
2721!model sim in in2 intyp out out2 outtyp evtin evtout state !
2722
2723 column 12 to 20
2724
2725!dstate odstate rpar ipar opar blocktype firing dep_ut label !
2726
2727 column 21 to 23
2728
2729!nzcross nmode equations !
2730
2731 scs_m(3)(4)(3)(14)(3)(1)(3)(2)
2732
2733 output
2734
2735 scs_m(3)(4)(3)(14)(3)(1)(3)(3)
2736
2737 []
2738
2739 scs_m(3)(4)(3)(14)(3)(1)(3)(4)
2740
2741 []
2742
2743 scs_m(3)(4)(3)(14)(3)(1)(3)(5)
2744
2745 1.
2746
2747 scs_m(3)(4)(3)(14)(3)(1)(3)(6)
2748
2749 []
2750
2751 scs_m(3)(4)(3)(14)(3)(1)(3)(7)
2752
2753 []
2754
2755 scs_m(3)(4)(3)(14)(3)(1)(3)(8)
2756
2757 1.
2758
2759 scs_m(3)(4)(3)(14)(3)(1)(3)(9)
2760
2761 1.
2762
2763 scs_m(3)(4)(3)(14)(3)(1)(3)(10)
2764
2765 []
2766
2767 scs_m(3)(4)(3)(14)(3)(1)(3)(11)
2768
2769 []
2770
2771 scs_m(3)(4)(3)(14)(3)(1)(3)(12)
2772
2773 []
2774
2775 scs_m(3)(4)(3)(14)(3)(1)(3)(13)
2776
2777 ()
2778
2779 scs_m(3)(4)(3)(14)(3)(1)(3)(14)
2780
2781 []
2782
2783 scs_m(3)(4)(3)(14)(3)(1)(3)(15)
2784
2785 1.
2786
2787 scs_m(3)(4)(3)(14)(3)(1)(3)(16)
2788
2789 ()
2790
2791 scs_m(3)(4)(3)(14)(3)(1)(3)(17)
2792
2793 d
2794
2795 scs_m(3)(4)(3)(14)(3)(1)(3)(18)
2796
2797 []
2798
2799 scs_m(3)(4)(3)(14)(3)(1)(3)(19)
2800
2801 F F
2802
2803 scs_m(3)(4)(3)(14)(3)(1)(3)(20)
2804
2805
2806
2807 scs_m(3)(4)(3)(14)(3)(1)(3)(21)
2808
2809 0.
2810
2811 scs_m(3)(4)(3)(14)(3)(1)(3)(22)
2812
2813 0.
2814
2815 scs_m(3)(4)(3)(14)(3)(1)(3)(23)
2816
2817 ()
2818
2819 scs_m(3)(4)(3)(14)(3)(1)(4)
2820
2821 CLKOUT_f
2822
2823 scs_m(3)(4)(3)(14)(3)(1)(5)
2824
2825 ()
2826
2827 scs_m(3)(4)(3)(14)(3)(2)
2828
2829
2830 scs_m(3)(4)(3)(14)(3)(2)(1)
2831
2832!Block graphics model gui doc !
2833
2834 scs_m(3)(4)(3)(14)(3)(2)(2)
2835
2836
2837 scs_m(3)(4)(3)(14)(3)(2)(2)(1)
2838
2839
2840 column 1 to 11
2841
2842!graphics orig sz flip theta exprs pin pout pein peout gr_i !
2843
2844 column 12 to 14
2845
2846!id in_implicit out_implicit !
2847
2848 scs_m(3)(4)(3)(14)(3)(2)(2)(2)
2849
2850 320. 232.
2851
2852 scs_m(3)(4)(3)(14)(3)(2)(2)(3)
2853
2854 40. 40.
2855
2856 scs_m(3)(4)(3)(14)(3)(2)(2)(4)
2857
2858 T
2859
2860 scs_m(3)(4)(3)(14)(3)(2)(2)(5)
2861
2862 0.
2863
2864 scs_m(3)(4)(3)(14)(3)(2)(2)(6)
2865
2866!0.005 !
2867! !
2868!0 !
2869
2870 scs_m(3)(4)(3)(14)(3)(2)(2)(7)
2871
2872 []
2873
2874 scs_m(3)(4)(3)(14)(3)(2)(2)(8)
2875
2876 []
2877
2878 scs_m(3)(4)(3)(14)(3)(2)(2)(9)
2879
2880 6.
2881
2882 scs_m(3)(4)(3)(14)(3)(2)(2)(10)
2883
2884 3.
2885
2886 scs_m(3)(4)(3)(14)(3)(2)(2)(11)
2887
2888
2889 scs_m(3)(4)(3)(14)(3)(2)(2)(11)(1)
2890
2891!dt=o.model.rpar(1); !
2892! !
2893!txt=['Delay';string(dt)]; !
2894! !
2895!xstringb(orig(1),orig(2),txt,sz(1),sz(2),'fill'); !
2896
2897 scs_m(3)(4)(3)(14)(3)(2)(2)(11)(2)
2898
2899 8.
2900
2901 scs_m(3)(4)(3)(14)(3)(2)(2)(12)
2902
2903
2904
2905 scs_m(3)(4)(3)(14)(3)(2)(2)(13)
2906
2907 []
2908
2909 scs_m(3)(4)(3)(14)(3)(2)(2)(14)
2910
2911 []
2912
2913 scs_m(3)(4)(3)(14)(3)(2)(3)
2914
2915
2916 scs_m(3)(4)(3)(14)(3)(2)(3)(1)
2917
2918
2919 column 1 to 11
2920
2921!model sim in in2 intyp out out2 outtyp evtin evtout state !
2922
2923 column 12 to 20
2924
2925!dstate odstate rpar ipar opar blocktype firing dep_ut label !
2926
2927 column 21 to 23
2928
2929!nzcross nmode equations !
2930
2931 scs_m(3)(4)(3)(14)(3)(2)(3)(2)
2932
2933
2934 scs_m(3)(4)(3)(14)(3)(2)(3)(2)(1)
2935
2936 evtdly4
2937
2938 scs_m(3)(4)(3)(14)(3)(2)(3)(2)(2)
2939
2940 4.
2941
2942 scs_m(3)(4)(3)(14)(3)(2)(3)(3)
2943
2944 []
2945
2946 scs_m(3)(4)(3)(14)(3)(2)(3)(4)
2947
2948 []
2949
2950 scs_m(3)(4)(3)(14)(3)(2)(3)(5)
2951
2952 1.
2953
2954 scs_m(3)(4)(3)(14)(3)(2)(3)(6)
2955
2956 []
2957
2958 scs_m(3)(4)(3)(14)(3)(2)(3)(7)
2959
2960 []
2961
2962 scs_m(3)(4)(3)(14)(3)(2)(3)(8)
2963
2964 1.
2965
2966 scs_m(3)(4)(3)(14)(3)(2)(3)(9)
2967
2968 1.
2969
2970 scs_m(3)(4)(3)(14)(3)(2)(3)(10)
2971
2972 1.
2973
2974 scs_m(3)(4)(3)(14)(3)(2)(3)(11)
2975
2976 []
2977
2978 scs_m(3)(4)(3)(14)(3)(2)(3)(12)
2979
2980 []
2981
2982 scs_m(3)(4)(3)(14)(3)(2)(3)(13)
2983
2984 ()
2985
2986 scs_m(3)(4)(3)(14)(3)(2)(3)(14)
2987
2988 0.005
2989 0.
2990
2991 scs_m(3)(4)(3)(14)(3)(2)(3)(15)
2992
2993 []
2994
2995 scs_m(3)(4)(3)(14)(3)(2)(3)(16)
2996
2997 ()
2998
2999 scs_m(3)(4)(3)(14)(3)(2)(3)(17)
3000
3001 d
3002
3003 scs_m(3)(4)(3)(14)(3)(2)(3)(18)
3004
3005 0.
3006
3007 scs_m(3)(4)(3)(14)(3)(2)(3)(19)
3008
3009 F F
3010
3011 scs_m(3)(4)(3)(14)(3)(2)(3)(20)
3012
3013
3014
3015 scs_m(3)(4)(3)(14)(3)(2)(3)(21)
3016
3017 0.
3018
3019 scs_m(3)(4)(3)(14)(3)(2)(3)(22)
3020
3021 0.
3022
3023 scs_m(3)(4)(3)(14)(3)(2)(3)(23)
3024
3025 ()
3026
3027 scs_m(3)(4)(3)(14)(3)(2)(4)
3028
3029 EVTDLY_c
3030
3031 scs_m(3)(4)(3)(14)(3)(2)(5)
3032
3033 ()
3034
3035 scs_m(3)(4)(3)(14)(3)(3)
3036
3037
3038 scs_m(3)(4)(3)(14)(3)(3)(1)
3039
3040!Link xx yy id thick ct from to !
3041
3042 scs_m(3)(4)(3)(14)(3)(3)(2)
3043
3044 340.
3045 340.
3046 380.71
3047
3048 scs_m(3)(4)(3)(14)(3)(3)(3)
3049
3050 226.29
3051 172.
3052 172.
3053
3054 scs_m(3)(4)(3)(14)(3)(3)(4)
3055
3056 drawlink
3057
3058 scs_m(3)(4)(3)(14)(3)(3)(5)
3059
3060 0. 0.
3061
3062 scs_m(3)(4)(3)(14)(3)(3)(6)
3063
3064 5. - 1.
3065
3066 scs_m(3)(4)(3)(14)(3)(3)(7)
3067
3068 2. 1.
3069
3070 scs_m(3)(4)(3)(14)(3)(3)(8)
3071
3072 4. 1.
3073
3074 scs_m(3)(4)(3)(14)(3)(4)
3075
3076
3077 scs_m(3)(4)(3)(14)(3)(4)(1)
3078
3079!Block graphics model gui doc !
3080
3081 scs_m(3)(4)(3)(14)(3)(4)(2)
3082
3083
3084 scs_m(3)(4)(3)(14)(3)(4)(2)(1)
3085
3086
3087 column 1 to 11
3088
3089!graphics orig sz flip theta exprs pin pout pein peout gr_i !
3090
3091 column 12 to 14
3092
3093!id in_implicit out_implicit !
3094
3095 scs_m(3)(4)(3)(14)(3)(4)(2)(2)
3096
3097 380.71066
3098 172.
3099
3100 scs_m(3)(4)(3)(14)(3)(4)(2)(3)
3101
3102 0.3333333 0.3333333
3103
3104 scs_m(3)(4)(3)(14)(3)(4)(2)(4)
3105
3106 T
3107
3108 scs_m(3)(4)(3)(14)(3)(4)(2)(5)
3109
3110 0.
3111
3112 scs_m(3)(4)(3)(14)(3)(4)(2)(6)
3113
3114 []
3115
3116 scs_m(3)(4)(3)(14)(3)(4)(2)(7)
3117
3118 []
3119
3120 scs_m(3)(4)(3)(14)(3)(4)(2)(8)
3121
3122 []
3123
3124 scs_m(3)(4)(3)(14)(3)(4)(2)(9)
3125
3126 3.
3127
3128 scs_m(3)(4)(3)(14)(3)(4)(2)(10)
3129
3130 5.
3131 6.
3132
3133 scs_m(3)(4)(3)(14)(3)(4)(2)(11)
3134
3135
3136 scs_m(3)(4)(3)(14)(3)(4)(2)(11)(1)
3137
3138 []
3139
3140 scs_m(3)(4)(3)(14)(3)(4)(2)(11)(2)
3141
3142 8.
3143
3144 scs_m(3)(4)(3)(14)(3)(4)(2)(12)
3145
3146
3147
3148 scs_m(3)(4)(3)(14)(3)(4)(2)(13)
3149
3150 []
3151
3152 scs_m(3)(4)(3)(14)(3)(4)(2)(14)
3153
3154 []
3155
3156 scs_m(3)(4)(3)(14)(3)(4)(3)
3157
3158
3159 scs_m(3)(4)(3)(14)(3)(4)(3)(1)
3160
3161
3162 column 1 to 11
3163
3164!model sim in in2 intyp out out2 outtyp evtin evtout state !
3165
3166 column 12 to 20
3167
3168!dstate odstate rpar ipar opar blocktype firing dep_ut label !
3169
3170 column 21 to 23
3171
3172!nzcross nmode equations !
3173
3174 scs_m(3)(4)(3)(14)(3)(4)(3)(2)
3175
3176 split
3177
3178 scs_m(3)(4)(3)(14)(3)(4)(3)(3)
3179
3180 []
3181
3182 scs_m(3)(4)(3)(14)(3)(4)(3)(4)
3183
3184 []
3185
3186 scs_m(3)(4)(3)(14)(3)(4)(3)(5)
3187
3188 1.
3189
3190 scs_m(3)(4)(3)(14)(3)(4)(3)(6)
3191
3192 []
3193
3194 scs_m(3)(4)(3)(14)(3)(4)(3)(7)
3195
3196 []
3197
3198 scs_m(3)(4)(3)(14)(3)(4)(3)(8)
3199
3200 1.
3201
3202 scs_m(3)(4)(3)(14)(3)(4)(3)(9)
3203
3204 1.
3205
3206 scs_m(3)(4)(3)(14)(3)(4)(3)(10)
3207
3208 1.
3209 1.
3210
3211 scs_m(3)(4)(3)(14)(3)(4)(3)(11)
3212
3213 []
3214
3215 scs_m(3)(4)(3)(14)(3)(4)(3)(12)
3216
3217 []